Abstract-Digital current controllers have the key impact on the performance of grid-side converters and ac drives. The voltage disturbances are commonly suppressed by enhancing the controller with an inner active resistance feedback. In cases where the switching noise and parasitic oscillations introduce sampling errors, conventional sampling is replaced by the oversampling-based error-free feedback acquisition which derives the average of the measured currents over the past switching period. The time delay introduced into the feedback path creates difficulties in designing the current controller with the active resistance. In this paper, we introduce a novel structure of the current controller, which includes the error-free sampling and the active resistance feedback. Devised structure improves the disturbance rejection by extending the range of permissible values of the active resistance. Controller structure is based on the internal model principles, and it maintains the input step response unaffected. This paper comprises analytical design, the gain setting procedure, computer simulation, and experimental results obtained from an experimental setup with a three-phase inverter, digital controller, and a permanent-magnet synchronous motor.
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I. INTRODUCTION

D
IGITAL current controllers represent an important part of the inner control loop of both vector-controlled highperformance ac drives [1] and grid-connected inverters, and their influence on the overall control system characteristics is profound [2] , [3] . The structure of the current controllers typically includes proportional-integral (PI) action and decoupling terms [4] , [5] .
Important contributions to the theory and practice of current controller design have been provided in [3] - [5] , where the analysis was conducted in the s-domain, using Pade's approximation of the transport delays and Tustin's approximation of the integrator. Design process of current controllers typically ignores the fact that the output voltage of a three-phase pulse width modulation (PWM) inverter is limited and governed by the dcbus voltage. Voltage limit may lead to the integrator wind up and voltage distortion. Negative effects of the voltage limit may be avoided by current reference modification [6] .
Direct digital synthesis and application of the internal-modelcontrol concept in z-domain enable controller design without approximations [7] , leading to an improved response with decoupled control even at very high operating frequencies. Input step response of a synchronous frame controller is characterized with a closed-loop bandwidth f BW of up to 10% of the sampling frequency f S without an overshoot.
However, disturbance rejection properties (i.e., suppression of the impact of a voltage change, as an external disturbance, on controlled current) of such current controllers are unsatisfactory [4] , [8] . Disturbance rejection can be significantly improved by using an active resistance feedback [8] at the expense of worsening the input step response. This can be circumvented to some extent by increasing the controller integral gain [8] .
Due to the existence of switching noise and parasitic oscillations [9] , [10] , sampling errors take place [11] . Sampling errors can be eliminated entirely by means of period-averaging feedback acquisition [11] , which, however, introduces delay and makes application of active resistance feedback difficult. This paper considers a digital current controller with errorfree feedback acquisition [11] . A controller that enables use of active resistance feedback, despite of the delay introduced by the feedback acquisition, is designed. The final result is a digital current controller which 1) is free of sampling error; 2) contains active resistance feedback, thus improving the disturbance rejection; and 3) is characterized with a bandwidth commensurate with the current state-of-the-art controllers, without overshoot, and without negative impact of the active resistance feedback on the input step response. This paper is organized as follows. Sampling schemes and active resistance feedback concept are revisited in Section II. Section III addresses the plant behavior with the active resistance feedback under different sampling scenarios. The complete digital current controller with error-free signal acquisition, active resistance feedback, and full decoupling is developed in Section IV, with a subsequent full experimental verification provided in Section V. Section VI summarizes the conclusions of this study.
II. ACTIVE RESISTANCE AND SAMPLING SCHEMES
An important capability of digital current controllers is the disturbance rejection, namely the ability to minimize the impact [4] . In [4] 
I of the voltage disturbances U on the controlled currents. It is desirable to have the admittance Y = I / U as low as possible. The admittance Y can be reduced by subtracting the product of the feedback currents and the gain R a from the voltage command. Insertion of the active resistance R a results in considerably improved disturbance rejection [8] , [12] - [14] . In order to keep the input step response unaffected by the insertion of R a inner feedback, it is necessary to introduce a delayed integral action into the structure of the controller [4] .
A. Active Resistance Control With Synchronous Sampling
In an ideal case, the sampling at the center of the voltage pulses [10] provides the feedback samples at instants where the PWM ripple crosses zero. Synchronous sampling implies capturing two samples within each PWM period T PWM . The samples are spaced by T S = T PWM /2 = 1/ f S . Synchronous sampling can be advantageously used with integral motors and all other applications where the feedback samples do not get compromised by switching noise and the parasitic capacitance of the cabling and the windings.
The current controller with synchronous sampling and the active resistance is discussed in [4] . Both analytical and experimental findings prove that the introduction of the active resistance feedback improves the disturbance rejection by the factor of (1 + R a /R) [4] , where R a is the active resistance gain while R is the resistance of the load. In order to maintain the input step response unaffected by the inner R a feedback, the controller structure (see Fig. 1 ) has an additional control action. The direct path comprises a new delayed integrator with the gain R a and time delay of T d = d · T S . With synchronous sampling, computation and modulation delay T d is equal to one and a half sampling periods T S (d = 3/2). The new enhanced controller ("modified controller" in Fig. 1 ) is obtained by applying the internal model concept on the plant which comprises the load with added inner active resistance feedback ("modified plant" in Fig. 1 ).
Analytical considerations and experimental results in [4] prove that the optimum value of R a is equal to the optimum Fig. 2 . Steady-state waveforms of the q-axis current obtained with conventional synchronous sampling (lower trace) and with the error-free feedback acquisition of [11] . The traces are obtained by adding the active resistance feedback with R a = R opt a [4] and by using a 10-m-long cable that connects the load and the PWM inverter (experimental results).
proportional gain of the current controller. The structure in Fig. 1 maintains the input step response unaffected by the inner active resistance feedback.
B. Active Resistance Control With Feedback Averaging
With only one feedback sample per each period T S , synchronous sampling schemes are sensitive to the switching noise. In cases with perceptible cable capacitance, winding capacitance, or load capacitance, the consequential switching-related parasitic oscillations introduce considerable sampling errors [11] . The sampling errors are also introduced by the analog antialias prefilters which move the current-ripple zero crossing away from the voltage pulse center [10] .
The introduction of the active resistance (see Fig. 1 ) increases the noise within the system, since the sampling errors get multiplied by R a . In support of this claim, the experimentally obtained waveforms of the i q current in the steady state have been checked. The lower trace in Fig. 2 is obtained with the conventional current controller that employs synchronous sampling, enhanced by the local R a feedback. The experimental setup, used throughout this paper, is described in Appendix. Apart from an increased PWM frequency (from 8 to 10 kHz), the key features of the setup correspond to [11] . The conventional controller is enhanced by the active resistance feedback with the gain set to R opt a of [4] . Although obtained with a moderate gain, the bottom trace in Fig. 2 demonstrates a considerable increase in i q disturbances.
In order to suppress the sampling errors and to enable disturbance-free increase of R a , conventional synchronous sampling has to be replaced by the error-free feedback acquisition which calculates the feedback i FB from the set of samples acquired over the past switching period (see Fig. 3, [11] ). The upper trace in Fig. 2 is obtained by replacing the synchronous sampling by the error-free feedback acquisition scheme of n is derived in interrupt (EXE) triggered at nT S , and it is used to calculate the voltage reference u * n , which gets applied within the interval
[11]. The consequential disturbances of i q current are reduced significantly.
Based on one-period averaging, the error-free sampling scheme increases the equivalent computation and modulation delay from 3T S /2 to 5T S /2. The time delay deteriorates the input step response, and it poses a problem in designing the current controllers with the active resistance feedback.
Despite the time delay, the overshoot-free step response can be achieved by adopting the corresponding controller structure [11] . With appropriate parameter setting, the relevant closed-loop bandwidth f BW > f S /10 compares to the stateof-the-art solutions which operate with synchronous sampling [4] , [7] .
The current controller proposed in [11] does not include the active resistance (R a ) feedback. To investigate the possibility of using the R a feedback in conjunction with the error-free feedback acquisition, the current controller of [11] has been modified by adding the R a feedback and inserting the delayed integrator of Fig. 1 , in accordance with rules laid out in [4] . The experimental traces in Fig. 4 show the input step response of i q current in cases with no active resistance feedback, with R a > 0, and with the delayed integrator.
The first trace in Fig. 4 is obtained with R a = 0, and it corresponds to the control structure proposed in [11] . The second trace is obtained by adding the active resistance feedback with R a = R opt a [4] . In absence of the delayed integrator (see Fig. 1 ), the trace 2 exhibits a sluggish response with considerable settling time. The trace 3 in Fig. 4 is obtained by adding the delayed integrator (see Fig. 1 ), following the procedure in [4] . The trace is obtained with R a = 0.3 · R opt a , since any further increase in R a results in oscillations that are not acceptable. The traces in Fig. 4 confirm that the active resistance controller designed for the use with synchronous sampling [4] cannot be used in conjunction with the error-free feedback acquisition of [11] .
C. Active Resistance Control With Improved Task Scheduling
Reduction of time delays introduced by the oversamplingbased error-free feedback acquisition (see Fig. 3 , [11] ) can be achieved by rescheduling the current control tasks [15] . Improved task scheduling is illustrated in Fig. 5 , where t EXE T S represents the time required to calculate the average of the feedback samples and to execute the relation of the digital current controller. The equivalent computation and modulation delay is reduced from 5T S /2 (in [11] ) down to 3T S /2. With appropriate parameter setting [15] , the input step response with no overshoot is maintained even with the closed-loop bandwidth f BW > 0.17 · f S . The current controller of [15] does not include the active resistance feedback, and the voltage disturbances produce nonnegligible current errors [15] . To evaluate the possibility of introducing the R a feedback into the current controller with error-free feedback acquisition and improved scheduling, the current controller of [15] is modified by adding the active resistance feedback and the delayed integrator [4] . The experimental traces are given in Fig. 6 . Trace 1 in Fig. 6 is obtained with R a = 0, and it corresponds to the control structure proposed in [15] . Trace 2 is obtained by adding the active resistance feedback with R a = R opt a while keeping the delayed integrator off. The trace 3 in Fig. 6 is obtained by adding again the delayed integrator [4] . The gain R a is set to 0.55R opt a . Larger values of R a gave rise to unacceptable oscillations. The experimental traces in Figs. 4 and 6 demonstrate the problems of implementing the active resistance in conjunction with error-free feedback acquisition [11] , underlying the need to resolve such problems by devising a new controller structure.
III. LOAD TRANSFER FUNCTION WITH ACTIVE RESISTANCE
The load and the active resistance feedback can be regarded as the modified plant (see Fig. 1 ). It is necessary to derive the pulse transfer function of the modified plant with the standard synchronous sampling scheme, as well as with the error-free feedback acquisition scheme that operates with improved task scheduling of Fig. 5 .
A. Modified Plant With Synchronous Sampling
With complex vector notation of [16] , the current vector in the αβ frame can be defined as i s = i α + ji β . The complex vectors of currents and voltages in dq frame are i e = i d + ji q and u e = u d + ju q . The αβ vectors are obtained by multiplying the dq vectors by exp(jθ ), where θ is the position of the dq frame (i s n = i e n exp( jθ n )). Considering the synchronous sampling scheme illustrated in Fig. 3 , the load current is described by the difference equation
(1) where 
The transformation of αβ currents into the dq frame is obtained by i e n = i s n exp(− jθ n ). The dq frame revolves with the speed ω dq and the change of ω dq over one sampling period T S can be neglected. For this reason, the position θ n can be approximated by ω dq T S + θ n−1 . By transforming (1) into dq frame, dividing the outcome by exp( jθ n+1 ), and transforming the difference equation into z-domain, one obtains
where i e (z), u e (z), and e e (z) are the dq frame currents, voltages, and the voltage disturbance in z-domain. The factor exp( jω dq T S /2) is explained in [15] . The pulse transfer function of the load W O1 (z) corresponds to i e (z)/u e (z) in the case where e e (z) = 0
The block diagram in Fig. 7 (a) is obtained from (2) and (3). It contains the load transfer function W O , the transfer function of the feedback path, and the active resistance feedback R a . With synchronous sampling, W FB (z) = 1. The compact form of the diagram is given in Fig. 7(b) , where the pulse transfer function
represents the load with the inner active resistance feedback, with W FB (z) = 1
B. Modified Plant With Error-free Feedback Acquisition and Improved Task Scheduling
The feedback sample i FB n+1 in Fig. 5 can be calculated from the samples i n−1 , i n , and i n+1 of the load current. The samples are spaced by T S . With T S L/R, the load current exhibits a linear change within each voltage pulse. Therefore, according to [11] , [15] , the sample i FB n+1 can be expressed as (i n−1 + 2i n + i n+1 )/4. The pulse transfer function W FB of the feedback chain is
The sample i FB n+1 of Fig. 5 is used to calculate the voltage reference u * n+1 , which commands the average voltage from (n + 1)T S until (n + 2)T S . Thus, the change of the load current is determined by the difference equation
Applying the z transformation to (6), one obtains
The pulse transfer of the load W O2 (z) corresponds to i e (z)/u e (z) in the case where e e (z) = 0
By introducing W FB (z) of (5) and W O2 (z) into the block diagram in Fig. 7(a) , the pulse transfer function
of the load with the inner active resistance feedback is obtained as
C. Range of Applicable R a Gains
Parameter tuning for the current controllers with synchronous sampling [4] sets the proportional gain to k p = k · L, with k opt = α opt /T S = 0.246/T S for the input step response with negligible overshoot and k max = α max /T S = 0.582/T S for the step response with an overshoot of 40%. The same setting is proposed for the active resistance R a(opt) = α opt · (L/T S ) and
It is of interest to check the range of gains R a that can be used in the pulse transfer functions (4) and (9) . With R a · T S /L = α a and ω dq = 0, denominator in (4) becomes f 1 (z) = z 2 − β · z + α a , and the one in (9) becomes f 2 
IV. DECOUPLING CURRENT CONTROLLER
With the load and the active resistance feedback represented by W ORA , the closed-loop system is shown in Fig. 8 . The goal of further developments is to arrive at the current controller W REG capable of decoupling the impact of the R a feedback on the step input response.
A. Controller Design
The internal model control (IMC) defines the controller which includes the inverse of the plant transfer function W PL and an integrator [4] , [7] , [8] , [16] . In the following equation, α represents the adjustable gain
In an ideal case with W FB = 1, design (10) reduces the openloop transfer function to a plain integrator, thus resulting in the closed-loop transfer function with a single real pole, defined by the gain α.
The plant transfer function W PL may comprise the time delays and zeros out of the unit circle. Attempted inversion of such elements results in unfeasible prediction and unstable poles. With z 2 in numerator and z 3 in denominator, the inverse of the modified transfer function W ORA2 of (9) would imply prediction of one sampling period T S . For this reason, decoupling controller has to be designed as
Rather than considering i e (z) as the output in Fig. 8 , it is also possible to adopt i FB (z), changing the plant transfer function into W PL = W ORA2 · W FB . Yet, the inversion of W FB (z) of (5) results in two unacceptable poles at z = −1. Therefore, the subsequent design steps are based on (11).
B. Closed-Loop Transfer Function
By introduction of W ORA2 of (9) into (11), the transfer function of the decoupling controller becomes
The block diagram of the decoupling controller is given in Fig. 9 . The output u e = u d + ju q is the voltage reference that gets limited by commonly used vector limiter which checks the amplitude and maintains the angle. With W REG (z) of (12), the product W REG · W ORA2 is equal to α/(z − 1). The closed-loop transfer function is
In (13), f A (z) represents the characteristic polynomial in the denominator. The active resistance R a does not affect the closedloop transfer function W SS (z). Therefore, one expects the experimental traces of the input step response that do not depend on the presence or value of the active resistance R a . The absence of R a in (13) makes the frequency characteristics of W SS (z) insensitive to changes of the active resistance.
C. Disturbance Transfer Function
The capability of suppressing the voltage disturbances can be examined from the disturbance transfer function Y e (z)
where the polynomial
resides in the denominator of the pulse transfer function W ORA2 (z) of the modified plant (9), while f A (z) is the denominator in (13) .
Disturbance transfer function (14) 
D. Useful Range of R a Gains
Disturbance rejection is increased with larger values of the active resistance gain R a which resides in the denominator of Y e (z) (14) . It is of interest to establish the range of acceptable R a gains. With the proposed current controller (12), the resulting closed-loop transfer function (13) does not get affected by R a , and it does not impose any R a limit.
While the decoupling controller of (12) compensates dynamics of the modified plant W ORA2 (z) (9) and keeps the input step response W SS (z) (13) unaffected, disturbance transfer function Y e (z) (14) does get affected by W ORA2 (z), since both transfer functions include the polynomial f B (z) (15) in the denominator. In order to insure a well-damped disturbance-step response, it is necessary to control the roots of f B (z) by limiting the values of R a . For this purpose, the R a limits for the pulse transfer function W ORA1 (4) (obtained with the conventional synchronous sampling) and for the pulse transfer function W ORA2 (9) (obtained with the error-free sampling (see Fig. 5 ) have been checked. In addition to checking W ORA2 , it is also of interest to verify the stability of the closed-loop pulse transfer function W SS (13) .
E. Stability and Robustness
With IMC controller, dynamic modes of the subsystem W ORA2 are decoupled from the closed-loop pulse transfer function W SS of (13) . The closed-loop system is stable if the polynomial f A (z) in denominator of (13) has the roots which reside within the unit circle of the z-plane. Applying the Jury stability criterion to f A (z), stability limit of the gain α is 1.33, far beyond the values that provide well-damped low-overshoot response, as shown in
It is also of interest to check the stability of the subsystems W ORA1 and W ORA2 . To that purpose, the Jury stability criterion has to be applied to polynomials in denominator of (4) and (9). The limit values for the relative gains R a · T S /L are given in Table I . Stability limit obtained with ω dq T S = 0.1 · 2π is lower than the limit obtained with ω dq T S = 0. The maximum values of R a · T S /L that maintain the poles of W ORA1 (z) real are some 9% larger than the corresponding values obtained with W ORA2 (z).
In addition to stability and aperiodicity, it of interest to test the effect of the parameter changes on transfer functions W ORA1 (z) and W ORA2 (z). The robustness of the controller can be quantified by the vector margin "VM" [7] . The values of VM lower than 0.5 are usually associated with elevated sensitivity to parameter changes and with consequential oscillatory response. In Table I , the last two columns contain the gains R a · T S /L that bring the vector margin to VM = 0.5 and VM = 0.6. Adopting the vector margin of VM = 0.5, the gain R a · T S /L that corresponds to W ORA1 (z) is some 20% lower than the corresponding value obtained with W ORA2 (z).
In Table I , the gain limit that maintains aperiodic response is relatively close to R opt a in [4] . The gain limit that maintains VM > 0.5 for W ORA2 is relatively close to R max a in [4] . Further developments will consider W ORA2 and R am < R a · T S /L < R aM , where R am = 0.22 and R aM = 0.54.
F. Disturbance Rejection
In absence of the active resistance feedback, the synchronous frame current controllers exhibit considerable output errors in response to the voltage disturbances [4] , [15] . By introducing L = 3.38 mH, T S = 50 μs, and ω dq = 2π · 50 in (14) , and considering the voltage disturbance −e e = (1 + j·0) V, the inverse z transformation provides the corresponding output errors i d (t) and i q (t) given in Fig. 10 . The traces are obtained for R a = 0 and for R a T S /L = R am /5. The peak error in excess of 50 mA, obtained with R a = 0, suggests that the error reaches the rated current for the disturbance of 150 V within the setup described in the Appendix. The initial i q (t) pulse lasts roughly 200T S = 10 ms. According to the second pair of traces in Fig. 10 , it takes just 20% of R am to achieve considerable reduction of the settling time.
The case studied in Fig. 10 is repeated in Fig. 11 for larger values of the active resistance. The three sets of traces are obtained with R a T S /L = R am , R aM , and 1.5 · R aM . With R am , disturbance response is aperiodic and it settles below 1% in roughly 14 · T S = 700 μs. With R aM , the response is well damped, and it has noticeably reduced integral of the error. With 1.5 · R aM , the response is even quicker, but the damping is considerably reduced. Thus, the traces of Fig. 11 justify the choice
In addition to the analysis of the time response, it is of interest to study the impact of the gain R a on the function |Y s (jω)|. In Fig. 12 , it is assumed that the dq frame revolves at ω dq = 2π · 50. The function |Y s (jω)| is obtained for R a = 0, R am , and R aM . All the curves drop to zero for ω = ω dq . In the region of the inverse component (−2π 50), the active resistance reduces Y s by more than 30 times. At the same time, the gain increase from R am up to R aM has significant impact on reduction of Y s . The integral error (IE) [4] is a widely accepted indicator of the disturbance rejection capability. It is calculated as the integral of | i d (t) + j i q (t)| obtained for the unit step of the voltage disturbance [4] . In Table II , the values of IE/T S are given for 0 < R a T S /L < R aM . The active resistance gain R am reduces the IE more than 34 times. An increase from R am to R aM results in an ultimate reduction of IE/T S from 0.23 to 0.12, which comes at the cost of losing the aperiodic nature of the disturbance step response (see Fig. 11 ).
V. EXPERIMENTAL RESULTS
Analytical considerations and simulation results have been corroborated by the corresponding experimental results. The setup includes a pair of mechanically coupled three-phase synchronous permanent-magnet motors, wherein the second motor is used as a brake that maintains the desired steady-state speed. An industrial PWM-controlled IGBT inverter [17] with DSP controller is used and the switching frequency is 10 kHz. The experimental rig is shown in Fig. 13 (as noted, the relevant parameters are given in the Appendix). A more detailed description of the error-free oversampling-based acquisition of the feedback signals is available in [11] .
The experimental verification has the following goals: 1) To compare simulated and experimental responses to input step changes of the reference current. 2) To explore the range of active resistance gains which do not impair the input step response. 3) To compare simulated and experimental responses to step changes of the voltage disturbances. 4) To check disturbance responses obtained with active resistance gains in excess of R aM . The step responses obtained from the previous analytical considerations and simulation traces correspond to the output current i e in Fig. 8 . However, the subsequent experimental traces correspond to the feedback current i FB in Fig. 8 . The relation between i e and i FB is given in (5). The impact of the active resistance on the input step response is studied in Fig. 14 . The traces i d (t) and i q (t) are obtained for the Along with the step response of the q-axis current, it is of interest to verify the step response of the d-axis current at high speeds. Experimental traces in Fig. 15(a) In order to explore the range of practical R a gains, the i q current step response is shown again in Fig. 16 with R a · T S /L reaching 2.25 · R aM = 1.215, the value just slightly below the stability limit of the modified plant W ORA2 (1.33 in Table I ). While the traces obtained with 0 < R a · T S /L < 1.5 · R aM remain seemingly unaffected by R a , the case with excessive gain 2.25 · R aM brings the subsystem W ORA2 to the brink of instability and gives rise to noticeable oscillations of the i q waveform. Thus, the value of 1.5 · R aM should not be exceeded, while the recommended range remains
Simulation traces in Figs. 10 and 11 comprise the traces of i d and i q obtained with the step change of the voltage disturbance. With the present experimental rig, it is not possible to assert the step change of the back electromotive force. Therefore, the experimental traces with the disturbance step responses (see Fig.  17 ) are obtained by introducing the step change into the reference voltage u * q . The voltage step is set to 67 V to keep the resulting peak current within reasonable range. In Fig. 17(a) , the disturbance step response is obtained without the active resistance feedback. The relevant traces are in accordance with the simulated traces of Fig. 10 . In Fig. 17(b)-(d) , the active [7] to the one proposed in this paper.
resistance gains are set to R am , R aM , and 1.5 · R aM . Experimental traces are in reasonable agreement with the simulation traces of Fig. 11 . The peak currents in Fig. 11 are obtained with the unit step change of the voltage disturbances. When multiplied by 67 V, the values correspond to the peak currents in Fig. 17 . Slight difference between simulated and experimental traces comes from the fact that the former represent the output current i e , before the W FB , while the latter represent the feedback current i FB , the outcome of the feedback processing within W FB of (5).
Disturbance response of Fig. 17(a) is obtained with R a = 0, and it agrees with the simulation given in Fig. 10 . The peak current reaches 3.5 A, and it barely settles in 500 · T S = 25 ms. With R am in Fig. 17(b) , the peak current reduces to 2.3 A, and the settling time reduces to 15 · T S = 0.75 ms. Reduction of the peak current and the settling time are compatible with predicted reduction of the IE given in Table II . Further increase of the gain to R aM makes the current pulse shorter at the cost of minor oscillations (see Fig. 17(c) ). Any further increase of the gain (to 1.5 · R aM in Fig. 17(d) ) introduces more oscillations and protracts the settling time. Thus, the recommended range remains R am < R a · T S /L < R aM .
Frequency response of the feedback line with the error-free sampling is obtained according to Fig. 5 and [11, eq. (2) ].
Corresponding amplitude characteristic is calculated for the sampling period of T S = 100 μs and given in Fig. 18 . It features complete removal of any noise at the frequency 1/(2T S ) and its multiples. Attenuation appears to be limited to approximately 200 dB for purely numerical reasons.
The frequency response of the closed-loop transfer function is considered in Fig. 19 . It compares the conventional synchronous sampling current controller of [7] to the one obtained with the controller proposed in this paper. The amplitude and phase characteristics are obtained from the closed-loop transfer function given in [7, eq. (12) ], as well as from the closed-loop transfer function of (13) . The results prove that the new current controller with the error-free sampling performs the same or better than the traditional controller with error-sensitive synchronous sampling.
VI. CONCLUSION
This paper has shown that the application of active resistance feedback in conjunction with the conventional sampling leads to excessive noise and current ripple in current-controlled inverter applications. The noise can be removed by means of a different error-free sampling, which, however, introduces a delay. It is shown that the existing method of active resistance feedback cannot be used in systems with error-free sampling, because of the deterioration in the step input response.
Next, a novel digital current controller structure is designed such that the active resistance feedback can be applied in conjunction with error-free sampling while keeping the quality of the input step response the same as before the introduction of the active resistance feedback. Design of such a controller, which is characterized with an original structure, is described in detail. The applicable range of the active resistance feedback values is derived analytically and the results are confirmed by simulations and experiments.
It is verified analytically, by simulation, and experimentally that the input step response of the novel controller is decoupled from the active resistance feedback for all active resistance values up to the one that would bring the system (i.e., modified plant) at the stability limit. The experiments confirm that 1) the active resistance feedback can be used in conjunction with errorfree sampling while keeping the input step response decoupled, and 2) the IE as a measure of the disturbance rejection quality is reduced by more than 30 times. T ADC = T PWM /32 PWM method:
Symmetrical PWM
